

# APPENDIX

1

```

2  /* There are 8 FETs in the model and I want to array to index from 1 to 8 */
3  #define NUM_CKLATCH_FETS 7
4  #define NUM_PASSCKT_FETS 7
5  #define ALL_SPICE_FET_PARAMETERS \
6  fprintf(MYDECK, "(m1_w m1_l m2_w m2_l m3_w m3_l m4_w m4_l m5_w m5_l m6_w m6_l)\n");
7  void declare_vth_ckt(MYDECK, lmodel)
8  FILE* MYDECK;
9  int lmodel[NUM_CKLATCH_FETS];
10 {
11     fprintf(MYDECK, ".subckt vth_ckt 100 %%"GND"\n");
12     ALL_SPICE_FET_PARAMETERS;
13     fprintf(MYDECK, "M1 3 3 0 0 N%s L=m1_l*1e-6 W=m1_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n", lmodel[1] ?
14     "L" : "");
15     fprintf(MYDECK, "M2 3 3 100 0 P%s L=m2_l*1e-6 W=m2_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n", lmodel[2]
16     ? "L" : "");
17     fprintf(MYDECK, ".ends vth_ckt\n");
18 }
19 #define NOPASSFET_R 1.0e-3
20 void declare_passfet_ckt(MYDECK, ckt_name, ppass_fets, npass_fets)
21 FILE* MYDECK; char* ckt_name; elem_pr npass_fets[NUM_PASSCKT_FETS],
22 ppass_fets[NUM_PASSCKT_FETS];
23 {
24     int i, left, right, left_portnum, levels = 0;
25     /* determine the number of passfet levels. */
26     for (i = 1; i < NUM_PASSCKT_FETS; i++) { if ((npass_fets[i] != NULL) || (ppass_fets[i] != NULL)) levels++; }
27     if (levels == 0) left_portnum = 3;
28     else left_portnum = levels + 2;
29     fprintf(MYDECK, ".subckt %s 100 2 %d %%"GND"\n", ckt_name, left_portnum);
30     if (levels == 0)
31     /* No pass fets, so use a tiny Resistor. */
32     fprintf(MYDECK, "R5 3 2 %.2e\n", NOPASSFET_R);
33     else
34     for (i = 1; i < NUM_PASSCKT_FETS; i++) {
35     left = i + 2; right = i + 1;
36     if (npass_fets[i])
37     fprintf(MYDECK, "M%d %d 100 %d 0 N%s L=%.2f*1e-6 W=%.2f*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
38     2*i - 1, left, right, npass_fets[i]->len > CheckLatchLongNLength_ReqERC ? "L" : "",
39     npass_fets[i]->len, npass_fets[i]->wid);
40     if (ppass_fets[i])
41     fprintf(MYDECK, "M%d %d 0 %d 0 P%s L=%.2f*1e-6 W=%.2f*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
42     2*i, left, right, ppass_fets[i]->len > CheckLatchLongPLength_ReqERC ? "L" : "",
43     ppass_fets[i]->len, ppass_fets[i]->wid);
44     }
45     fprintf(MYDECK, ".ends %s\n", ckt_name);
46 }
47 void declare_set0_ckt(MYDECK, lmodel)
48 FILE* MYDECK; int lmodel[NUM_CKLATCH_FETS];
49 {
50     fprintf(MYDECK, ".subckt set0_ckt 100 %%"GND"\n");
51     ALL_SPICE_FET_PARAMETERS
52     fprintf(MYDECK, "M1 4 3 0 0 N%s L=m1_l*1e-6 W=m1_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
53     lmodel[1] ? "L" : "");
54     fprintf(MYDECK, "M2 4 3 100 0 P%s L=m2_l*1e-6 W=m2_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
55     lmodel[2] ? "L" : "");
56     fprintf(MYDECK, "M4 3 0 100 0 P%s L=m4_l*1e-6 W=m4_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
57     lmodel[4] ? "L" : "");

```

```

1 fprintf(MYDECK,"X0 100 2 3 %%%"GND\" pullup_passfet_ckt\n");
2 fprintf(MYDECK,"M5 2 100 0 0 N%s L=m5_1*1e-6 W=m5_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
3 lmodel[5] ? "L" : "");
4 fprintf(MYDECK,".ends set0_ckt\n");
5 }
6 void declare_set1_ckt(MYDECK, lmodel)
7 FILE *MYDECK ; int lmodel[NUM_CKLATCH_FETS] ;
8 {
9 fprintf(MYDECK,".subckt set1_ckt 100 %%%"GND\"");
10 ALL_SPICE_FET_PARAMETERS
11 fprintf(MYDECK,"M1 4 3 0 0 N%s L=m1_1*1e-6 W=m1_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
12 lmodel[1] ? "L" : "");
13 fprintf(MYDECK,"M2 4 3 100 0 P%s L=m2_1*1e-6 W=m2_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
14 lmodel[2] ? "L" : "");
15 fprintf(MYDECK,"M3 3 100 0 0 N%s L=m3_1*1e-6 W=m3_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
16 lmodel[3] ? "L" : "");
17 fprintf(MYDECK,"X0 100 2 3 %%%"GND\" pullup_passfet_ckt\n");
18 fprintf(MYDECK,"M6 2 0 100 0 P%s L=m6_1*1e-6 W=m6_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
19 lmodel[6] ? "L" : "");
20 fprintf(MYDECK,".ends set1_ckt\n");
21 }
22 void add_vth_ckt_to_deck(MYDECK, m_w, m_l)
23 FILE *MYDECK; double m_w[NUM_CKLATCH_FETS] ; double m_l[NUM_CKLATCH_FETS] ;
24 {
25 fprintf(MYDECK,"X0 100 %%%"GND\" vth_ckt (");
26 fprintf(MYDECK,"%0.2f %0.2f ",m_w[1], m_l[1]) ;
27 fprintf(MYDECK,"%0.2f %0.2f ",m_w[2], m_l[2]) ;
28 fprintf(MYDECK,"%0.2f %0.2f ",m_w[3], m_l[3]) ;
29 fprintf(MYDECK,"%0.2f %0.2f ",m_w[4], m_l[4]) ;
30 fprintf(MYDECK,"%0.2f %0.2f ",m_w[5], m_l[5]) ;
31 fprintf(MYDECK,"%0.2f %0.2f ",m_w[6], m_l[6]) ;
32 fprintf(MYDECK,")\n");
33 }
34 void add_set0_ckt_to_deck(MYDECK, m_w, m_l)
35 FILE *MYDECK; double m_w[NUM_CKLATCH_FETS] ; double m_l[NUM_CKLATCH_FETS] ;
36 {
37 fprintf(MYDECK,"X1 100 %%%"GND\" set0_ckt (");
38 fprintf(MYDECK,"%0.2f %0.2f ",m_w[1], m_l[1]) ;
39 fprintf(MYDECK,"%0.2f %0.2f ",m_w[2], m_l[2]) ;
40 fprintf(MYDECK,"%0.2f %0.2f ",m_w[3], m_l[3]) ;
41 fprintf(MYDECK,"%0.2f %0.2f ",m_w[4], m_l[4]) ;
42 fprintf(MYDECK,"%0.2f %0.2f ",m_w[5], m_l[5]) ;
43 fprintf(MYDECK,"%0.2f %0.2f ",m_w[6], m_l[6]) ;
44 fprintf(MYDECK,")\n");
45 }
46 void add_set1_ckt_to_deck(MYDECK, m_w, m_l)
47 FILE *MYDECK; double m_w[NUM_CKLATCH_FETS] ; double m_l[NUM_CKLATCH_FETS] ;
48 {
49 fprintf(MYDECK,"X2 100 %%%"GND\" set1_ckt (");
50 fprintf(MYDECK,"%0.2f %0.2f ",m_w[1], m_l[1]) ;
51 fprintf(MYDECK,"%0.2f %0.2f ",m_w[2], m_l[2]) ;
52 fprintf(MYDECK,"%0.2f %0.2f ",m_w[3], m_l[3]) ;
53 fprintf(MYDECK,"%0.2f %0.2f ",m_w[4], m_l[4]) ;
54 fprintf(MYDECK,"%0.2f %0.2f ",m_w[5], m_l[5]) ;
55 fprintf(MYDECK,"%0.2f %0.2f ",m_w[6], m_l[6]) ;
56 fprintf(MYDECK,")\n");
57 }
58 /* Return TRUE if this latch has tristate feedback. */

```

```

1 int latch_has_tristate_feedback(node) node_pr node ;
2 {
3     node_pr output, inv_output, tsinv_node ;
4     elem_pr elem ;
5     if (!NIsLatch(node)) return FALSE ;
6     tsinv_node = NTriStateInvOf(node) ;
7     for_gate_elems(elem, node) {
8         output = get_output(elem) ;
9         if (!output) continue ;
10        inv_output = NStatInvOf(output) ;
11        if (NSame(inv_output, node) && NSame(output, tsinv_node)) { return TRUE ; }
12    } end_gate_elems
13    return FALSE ;
14 }
15 /* Given a latch node return the tristate feedback node. */
16 node_pr get_tristate_feedback(node)
17 node_pr node ;
18 {
19     elem_pr elem ;
20     node_pr output, inv_output, tsinv_node ;
21     if (!NIsLatch(node)) return NULL ;
22     tsinv_node = NTriStateInvOf(node) ;
23     for_gate_elems(elem, node) {
24         output = get_output(elem) ;
25         if (!output) continue ;
26         inv_output = NStatInvOf(output) ;
27         if (NSame(inv_output, node) && NSame(output, tsinv_node)) { return output ; }
28     } end_gate_elems
29     return NULL ;
30 }
31 /* Find the FET widths and lengths for this node. Return a non zero if there is a problem running. */
32 #define ABSENT_FEEDBACK_FET_L_MULT 20.0
33 int find_checklatch_latchfets(node, m_w, m_l)
34 node_pr node ; double *m_w, *m_l ;
35 {
36     elem_pr elem, nelelem;
37     node_pr output, inv_output, inv_node, tsinv_node, gate, inv_gate, ngate, inv_ngate, ts_feedback, other_side;
38     int has_tsfeedback, has_single_feedback, has_inv_feedback ;
39     inv_node = NStatInvOf(node) ;
40     tsinv_node = NTriStateInvOf(node) ;
41     has_tsfeedback = latch_has_tristate_feedback(node) ;
42     has_single_feedback = (!inv_node && !tsinv_node) ? TRUE : FALSE ;
43     has_inv_feedback = (!has_tsfeedback && !has_single_feedback) ? TRUE : FALSE ;
44     /* Find the forward inverter FETs. */
45     if (has_single_feedback) {
46         for_gate_elems(elem, node) {
47             output = get_output(elem) ;
48             if (!output) continue ;
49             inv_output = NStatInvOf(output) ;
50             if (NSame(inv_output, node)) {
51                 if (ETypeIsP(elem)) { m_w[2] = elem->wid ; m_l[2] = elem->len ; }
52                 if (ETypeIsN(elem)) { m_w[1] = elem->wid ; m_l[1] = elem->len ; }
53             }
54         } end_gate_elems
55     }
56     if (has_inv_feedback || has_tsfeedback) {
57         for_gate_elems(elem, node) {
58             output = get_output(elem) ;

```

```

1      if (!output) continue ;
2      inv_output = NStatInvOf(output) ;
3      if ( (NSame(inv_output, node) && NSame(output, inv_node)) ||
4          (NSame(inv_output, node) && NSame(output, tsinv_node)) ) {
5          if (ETypeIsP(elem)) { m_w[2] = elem->wid ; m_l[2] = elem->len ; }
6          if (ETypeIsN(elem)) { m_w[1] = elem->wid ; m_l[1] = elem->len ; }
7      }
8  } end_gate_elems
9  }
10 if (m_w[1] == 0 || m_w[2] == 0) return 1 ;
11 /* Find the feedback inverter FETs. */
12 if (has_single_feedback) {
13     for_chan_fets(elem, node) {
14         gate = EGate(elem) ;
15         inv_gate = NStatInvOf(gate) ;
16         if (NSame(node, inv_gate)) {
17             if (ETypeIsP(elem)) { m_w[4] = elem->wid ; m_l[4] = elem->len ; }
18             if (ETypeIsN(elem)) { m_w[3] = elem->wid ; m_l[3] = elem->len ; }
19         }
20     } end_chan_fets
21 }
22 if (has_tsfeedback) {
23     ts_feedback = get_tristate_feedback(node) ;
24     for_chan_fets(elem, node) {
25         gate = EGate(elem) ;
26         inv_gate = NStatInvOf(gate) ;
27         if (NSame(node, inv_gate) && NSame(ts_feedback, gate) && ETypeIsP(elem)) {
28             m_w[4] = elem->wid ; m_l[4] = elem->len ;
29         }
30         if (ETypeIsN(elem)) {
31             /* Type I tristate inverter. */
32             if (NSame(node, inv_gate) && NSame(ts_feedback, gate)) { m_w[3] = elem->wid ; m_l[3] = elem->len ; }
33             /* Type II tristate inverter. */
34             else {
35                 other_side = EOtherChan(elem, node) ;
36                 nested_for_chan_elems(nelem, other_side) {
37                     if (ETypeIsN(nelem)) {
38                         ngate = EGate(nelem) ;
39                         inv_ngate = NStatInvOf(ngate) ;
40                         if (NSame(node, inv_ngate) && NSame(ts_feedback, ngate)) { m_w[3] = nelem->wid ; m_l[3] = nelem->len ; }
41                     }
42                 } nested_end_chan_elems
43             }
44         }
45     } end_chan_fets
46 }
47 if (has_inv_feedback) {
48     for_chan_fets(elem, node) {
49         gate = EGate(elem) ;
50         inv_gate = NStatInvOf(gate) ;
51         if (NSame(node, inv_gate) && NSame(inv_node, gate)) {
52             if (ETypeIsP(elem)) { m_w[4] = elem->wid ; m_l[4] = elem->len ; }
53             if (ETypeIsN(elem)) { m_w[3] = elem->wid ; m_l[3] = elem->len ; }
54         }
55     } end_chan_fets
56 }
57 /* Some latches have missing Feedback FETs */
58 if (m_w[3] == 0 && m_w[4] == 0) return 1 ;

```

```

1  if(m_w[3] == 0) { m_w[3] = MinGateZ_ReqERC ; m_l[3] = ABSENT_FEEDBACK_FET_L_MULT *
2  DeviceL_ReqERC ; }
3  if(m_w[4] == 0) { m_w[4] = MinGateZ_ReqERC ; m_l[4] = ABSENT_FEEDBACK_FET_L_MULT *
4  DeviceL_ReqERC ; }
5  return 0 ;
6  }
7  /* For a given tree, write into the deck the element names. This is a recursive routine. */
8  void add_fet_tree_comments_to_deck(DECK, dlnode_ptr)
9  FILE* DECK ; dlnodeptr dlnode_ptr;
10 {
11  char message[MAXSTRING] ;
12  elem_pr this_elem, parallel_elem ;
13  /* Go across */
14  if(dlnode_ptr->next) { add_fet_tree_comments_to_deck(DECK, dlnode_ptr->next); }
15  /* Go down if FETs exist there */
16  if(dlnode_ptr->down) { add_fet_tree_comments_to_deck(DECK, dlnode_ptr->down); }
17  this_elem = dlnode_ptr->elem ;
18  sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f",
19  this_elem->name, this_elem->gate->name, this_elem->source->name, this_elem->drain->name,
20  this_elem->wid);
21  add_comment_to_deck(DECK, message);
22  /* A channel parallel element will not show up in the tree, but will be used in effective_w_calc_from_tree */
23  parallel_elem = this_elem->chan_parallel ;
24  if(parallel_elem && !ESame(parallel_elem, this_elem)) {
25  sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f",
26  parallel_elem->name, parallel_elem->gate->name, parallel_elem->source->name, parallel_elem->drain->name,
27  parallel_elem->wid);
28  add_comment_to_deck(DECK, message);
29  }
30  }
31  /* Annotate the deck with the FETs used to in build_generic_tree. Also record in the deck all the pass fets
32  included in the pullup and pulldown models. */
33  void add_checklatch_comments_to_deck(MYDECK, pulldown_ppass_fets, pulldown_npass_fets,
34  pullup_ppass_fets,
35  pullup_npass_fets, ndriver_node, pdriver_node)
36  elem_pr pulldown_npass_fets[NUM_PASSCKT_FETS], pulldown_ppass_fets[NUM_PASSCKT_FETS] ;
37  elem_pr pullup_npass_fets[NUM_PASSCKT_FETS], pullup_ppass_fets[NUM_PASSCKT_FETS] ;
38  node_pr pdriver_node, ndriver_node ; FILE* MYDECK ;
39  {
40  elem_pr elem, this_elem;
41  dlnodeptr nfet_tree_ptr, pfet_tree_ptr;
42  double nfet_max_l_over_w, nfet_min_l_over_w, nfet_in_parallel;
43  double pfet_max_l_over_w, pfet_min_l_over_w, pfet_in_parallel;
44  int node_type_flag, i;
45  char message[MAXSTRING] ;
46  add_comment_to_deck(MYDECK, " Pullup path passfets info: ") ;
47  if(pullup_npass_fets[1] && pullup_ppass_fets[1])
48  add_comment_to_deck(MYDECK, " Latch pullup passfet structure: COMPLIMENTARY ") ;
49  else if (pullup_npass_fets[1])
50  add_comment_to_deck(MYDECK, " Latch pullup passfet structure: NFET ") ;
51  else if (pullup_ppass_fets[1])
52  add_comment_to_deck(MYDECK, " Latch pullup passfet structure: PFET ") ;
53  else
54  add_comment_to_deck(MYDECK, " Latch pullup passfet structure: NONE ") ;
55  for (i = 1; i < NUM_PASSCKT_FETS; i++) {
56  if (pullup_npass_fets[i]) {
57  this_elem = pullup_npass_fets[i] ;
58  sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f",

```











```

1 declare_set1_ckt(MYDECK, lmodel);
2 add_checklatch_comments_to_deck(MYDECK, pulldown_ppass_fets, pulldown_npass_fets,
3 pullup_ppass_fets,
4 pullup_npass_fets, ndriver_node, pdriver_node);
5
6 /* Place a message about the total number of levels */
7 if ((pullup_levels >= NUM_PASSCKT_FETS) || (pulldown_levels >= NUM_PASSCKT_FETS)) {
8     sprintf(message, "Model Error: Total pullup passfets %d Total pulldown passfets %d Model limit %d",
9         pullup_levels, pulldown_levels, NUM_PASSCKT_FETS - 1);
10    add_comment_to_deck(MYDECK, message);
11 }
12
13 add_ckt_header_to_deck(MYDECK, "ckt1", CHECKLATCH_QUERY);
14 fprintf(MYDECK, "V1 100 0 dc=%.4e \n", CheckLatchSupplyVoltage_ReqERC);
15 add_vth_ckt_to_deck(MYDECK, m_w, m_l);
16 add_set0_ckt_to_deck(MYDECK, m_w, m_l);
17 add_set1_ckt_to_deck(MYDECK, m_w, m_l);
18 end_deck(MYDECK);
19 }
20

```

[illegible]